

iMX6 Rex Module

Variant: Prototype

27. 9. 2013
V1I1

RELEASED 27-SEP-2013

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	CPU - POWER	21	31
2	BLOCK DIAGRAM	12	CPU - UNUSED	22	32
3	CONNECTORS	13	ETHERNET PHY	23	33
4	CPU - DDR3, DDR3 MEM	14	SPI FLASH, LEDS	24	34
5	CPU - SATA, PCIe	15	PWR 3V3, 1V375, 3V0_ALWAYS	25	35
6	CPU - HDMI, LVDS	16	PWR 2V5, 1V5	26	36
7	CPU - USB, ETHERNET	17	MECH	27	37
8	CPU - SPI, I2C, SD, MMC	18	POWER SEQUENCING	28	38
9	CPU - UART, AUDIO	19	DOC REVISION HISTORY	29	39
10	CPU - JTAG, CONTROL	20	30	40

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational
design notes .


DESIGN NOTE:
Example text for cautionary
design notes.

DESIGN NOTE:
Example text for debug notes.


DESIGN NOTE:
Example text for critical
design notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.

TOP VIEW



BOTTOM VIEW



Hardware design courses
<http://www.fedevel.com/academy/>

(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	iMX6 Rex Module	Variant:	Prototype
Page Contents:	[01] - COVER PAGE.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V1I1
Date:	27. 9. 2013	Sheet	1 of 20

iMX6 Rex Module

(Block Diagram)

Input Voltage: 7~24V (DC)

POWERS
 Page 15
PMIC 1
 Page 15
PMIC 2
 Page 16
PMIC 3

Page 4
DDR3 MEMORIES
 (DDR3-1066 / Up to 4GB)

Page 14
SPI FLASH
 (Up to 32MB)

 **USER LED**
 (ORANGE)

 **POWER LED**
 (GREEN)

Pages 4 - 12
CPU
 (Freescale iMX6)

Page 13
ETHERNET PHY
 (10/100/1000 Mbps)

- RGMII* — **ETHERNET PHY** — *Ethernet PHY, LEDs*
- 1x HDMI*
- 1x SD card (SD3)*
- 1x SPI2*
- 1x USB OTG*
- 1x full UART1 (or 2x RX, TX, RTS, CTS UART1 and UART3)*
- 1x I2C4*
- ON/OFF, RESET IN, RESET OUT*

Page 3
BOARD CONNECTOR 1


- Digital audio*
- 1x LVDS0*
- 1x MMC card (SD2)*
- 1x SATA*
- 1x PCIE*
- 1x USB HOST*
- 1x UART2*
- JTAG*

Page 3
BOARD CONNECTOR 2
 (Optional)



<http://www.iMX6Rex.com>

(c) 2013 FEDEVEL www.fedevel.com		FREE for non-commercial use Contact FEDEVEL for commercial use	
Title:	iMX6 Rex Module	Variant:	Prototype
Page Contents:	[02] - BLOCK DIAGRAM.SchDoc	Checked by:	
Size:	DWG NO	Revision:	VIII
Date:	27. 9. 2013	Sheet	2 of 20

CONNECTORS



CPU - DDR3, DDR3 MEM



DESIGN NOTE:
Pull down resistor RX3 is added to trace SDCKE0 in Rev B4 by soldering to an existing open via. Change will be made permanent in layout with the Rev C board.

DESIGN NOTE:
Using bit swapping for DATA bus to allow easy pcb routing.

DESIGN NOTE:
When using data bit swapping the low order bit of eachbyte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration. Example D0 to D0 or D0 to D8, and D1-7 can be swapped.

DESIGN NOTE:
When swapping byte lanes on 16-bit memories, remember to move the DQMx, DQSx, and DQSx_B signals for that byte lane.

DESIGN NOTE:
Recommended resistor values R11 and R12 are 768 Ohm 1% (Hardware development guide).


FEDEVEL Academy Program Hardware design courses
<http://www.fedevel.com/academy/>

(c) 2013 FEDEVEL www.fedevel.com CONFIDENTIAL. Do not distribute.


Title:	iMX6 Rex Module	Variant:	Prototype
Page Contents:	[04] - CPU - DDR3, DDR3 MEM SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	27.9.2013	Sheet	4 of 20

CPU - HDMI, LVDS

HDMI




LVDS




CPU - USB, ETHERNET

ETHERNET



DESIGN NOTE:
Resistor R88 fitted, if problem occur unfit this resistor.

USB



DESIGN NOTE:
+5V_USB_VBUS must be provided by baseboard.


DESIGN NOTE:
+5V_USB_VBUS should be enabled after +3V3 or after USB0_PWR_EN (USB1_PWR_EN).

DESIGN NOTE:
USB_ID: low - HOST
high - DEVICE

DESIGN NOTE:
CPU pins for signals USB1_PWR_EN, USB0_ID has been moved to another pad, software change will be required.

CPU - SPI, I2C, SD, MMC

SD-CARD



DESIGN NOTE:
Card detection pin:
If not used, tie to low to indicate there is a card attached.


DESIGN NOTE:
Card write protect detect
If not used, tie to low to indicate it's not write protected.

DESIGN NOTE:
Resistor R40 for SD3_WP pull up. On base board make variant with NF 0R resistor pull down.

DESIGN NOTE:
In reference design SD3 uses 8 bit data bus. Check software settings.

DESIGN NOTE:
The maximum image size to load in SD/MMC boot is 32MB. (iMX6 reference manual)

MMC-CARD




DESIGN NOTE:
Resistor R43 FOR SD3_WP pull up. On base board make variant with NF 0R resistor pull down.

DESIGN NOTE:
In reference design SD2 uses 4 bit data bus. Check software settings.

DESIGN NOTE:
SD2_ACT is not used in reference design. Configure in software first.

SPI FLASH, I2C



DESIGN NOTE:
CSPI3 needs to be configured in software first.

DESIGN NOTE:
CSPI2_MOSI needs to be configured in software first.


DESIGN NOTE:
iMX6 Quad doesn't support I2C4 therefore: emulate I2C4 by software or connect to I2C3. If connected to I2C3 do not populate pullups R44, R45.

DESIGN NOTE:
I2C4 is not used in reference design. Configure in software first.

(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	iMX6 Rex Module	Variant:	Prototype
Page Contents:	[08] - CPU - SPI, I2C, SD, MMC.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	27.9.2013	Sheet	8 of 20


CPU - UART, AUDIO

UART



DESIGN NOTE:
 All UART signal should be configured in software except UART1_RXD and UART1_TXD.

AUDIO




DESIGN NOTE:
 In reference schematic I2C1 used by Audio has 1V8 level interface. IMX6 Rex Module has whole Audio interface on 3V3.

CPU - POWER

DESIGN NOTE:
Disable LDOs for VDDARM_IN, VDDARM23_IN and VDDSOC_IN.

DESIGN NOTE:
For testing purpose only: Set +1V375 to +1.24V (when LDO VDDARM, VDDARM23 and VDDSOC are disabled) to lower power dissipation.

DESIGN NOTE:
The VDDARM_CAP and VDDARM23_CAP rails have been optimized for use with the i.MX 6 Quad and i.MX 6 DualLite processors. To achieve the lowest power mode (preventing internal leakage) when using the i.MX 6 Dual and the i.MX 6 SoloLite processors, VDDARM_CAP should be split from VDDARM23_CAP and the VDDARM23_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a Zero Ohm resistor between the VDDARM_CAP and VDDARM23_CAP rails (in place of the straight net connection). To use the board with different processors, populate the resistor when using Quad and DualLite processors and depopulate resistor when using Dual and SoloLite processors. When using Dual and SoloLite processors, depopulate the capacitors attached to VDDARM23_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the i.MX 6 Dual and Solo processors.



LAYOUT NOTE:
It is critical that the bulk and decoupling capacitors placed on the VDDARM_CAP, VDDARM23_CAP, VDDSOC_CAP and VDDPU rails be placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 50% compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.

DESIGN NOTE:
Measure +1V1_NVCC_PLL_OUT, if needed fit R77, R79.

DESIGN NOTE:
+1V1_NVCC_PLL_OUT: R77, R79, R105 for testing only.

DESIGN NOTE:
+NVCC_RGMII connected to 2V5 for RGMII 2V5 operation.

DESIGN NOTE:
+NVCC_ENET connected to 2V5 to be able to easy connect cpu with ethernet phy (which is supplied from 2V5).

DESIGN NOTE:
Design guide: GPANAIO must be a no connect. VDD_FA and FA_ANA should be tied to GND.


CPU - UNUSED PINS

U10		i.MX6Q - UNUSED	
A21	SD1_DATA0 / ECSP15_MISO / GPT_CAPTURE1 / <GPIO1_I016>	IPU1_D10_PIN02 / IPU2_D10_PIN02 / AUD6_TXD / <GPIO4_I018>	N25
C20	SD1_DATA1 / ECSP15_SS0 / PWM3_OUT / GPT_CAPTURE2 / <GPIO1_I017>	IPU1_D10_PIN03 / IPU2_D10_PIN03 / AUD6_TXFS / <GPIO4_I019>	N20
E19	SD1_DATA2 / ECSP15_SS1 / GPT_COMPARE2 / PWM2_OUT / WDOG1_B / <GPIO1_I019> / WDOG1_RESET_B_DEB	IPU1_D10_PIN04 / IPU2_D10_PIN04 / AUD6_RXD / SD1_WP / <GPIO4_I020>	P25
B21	SD1_CMD / ECSP15_MOSI / PWM4_OUT / GPT_COMPARE1 / <GPIO1_I018>	IPU1_D10_PIN15 / IPU2_D10_PIN15 / AUD6_TXC / <GPIO4_I017>	N21
D20	SD1_CLK / ECSP15_SCLK / GPT_CLKIN / <GPIO1_I020>	IPU1_D10_DISP_CLK / IPU2_D10_DISP_CLK / <GPIO4_I016>	N19
D18	SD4_DATA0 / NAND_DQS / <GPIO2_I008>	IPU1_CSI0_DATA12 / EIM_DATA08 / UART4_TX_DATA / <GPIO5_I030> / ARM_TRACE09	M2
B19	SD4_DATA1 / PWM3_OUT / <GPIO2_I009>	IPU1_CSI0_DATA13 / EIM_DATA09 / UART4_RX_DATA / <GPIO5_I031> / ARM_TRACE10	L1
F17	SD4_DATA2 / PWM4_OUT / <GPIO2_I010>	IPU1_CSI0_DATA14 / EIM_DATA10 / UART5_TX_DATA / <GPIO6_I000> / ARM_TRACE11	M4
A20	SD4_DATA3 / <GPIO2_I011>	IPU1_CSI0_DATA15 / EIM_DATA11 / UART5_RX_DATA / <GPIO6_I001> / ARM_TRACE12	M5
B17	SD4_CMD / NAND_RE_B / UART3_TX_DATA / <GPIO7_I009>	IPU1_CSI0_DATA16 / EIM_DATA12 / UART4_RTS_B / <GPIO6_I002> / ARM_TRACE13	L4
E16	SD4_CLK / NAND_WE_B / UART3_RX_DATA / <GPIO7_I010>	IPU1_CSI0_DATA17 / EIM_DATA13 / UART4_CTS_B / <GPIO6_I003> / ARM_TRACE14	M6
D15	SD3_RESET / UART3_RTS_B / <GPIO7_I008>	IPU1_CSI0_DATA18 / EIM_DATA14 / UART5_RTS_B / <GPIO6_I004> / ARM_TRACE15	L6
L20	<EIM_AD00> / IPU1_DISP1_DATA09 / IPU2_CSI1_DATA09 / GPIO3_I000 / SRC_BOOT_CFG00	IPU1_CSI0_DATA19 / EIM_DATA15 / UART5_CTS_B / <GPIO6_I005>	N2
J25	<EIM_AD01> / IPU1_DISP1_DATA08 / IPU2_CSI1_DATA08 / GPIO3_I001 / SRC_BOOT_CFG01	IPU1_CSI0_HSYNC / CCM_CLK01 / <GPIO5_I019> / ARM_TRACE_CTL	P4
L21	<EIM_AD02> / IPU1_DISP1_DATA07 / IPU2_CSI1_DATA07 / GPIO3_I002 / SRC_BOOT_CFG02	IPU1_CSI0_PIXCLK / <GPIO5_I018> / ARM_EVENT0	L1
K24	<EIM_AD03> / IPU1_DISP1_DATA06 / IPU2_CSI1_DATA06 / GPIO3_I003 / SRC_BOOT_CFG03	ECSPI1_MOSI / ENET_TX_DATA3 / AUD5_TXD / KEY_ROW0 / UART4_RX_DATA / <GPIO4_I007> / DCIC2_OUT	V6
L22	<EIM_AD04> / IPU1_DISP1_DATA05 / IPU2_CSI1_DATA05 / GPIO3_I004 / SRC_BOOT_CFG04	ECSPI1_MISO / ENET_MDIO / AUD5_TXFS / KEY_COL1 / UART5_TX_DATA / <GPIO4_I008> / SD1_VSELECT	U7
K23	<EIM_AD05> / IPU1_DISP1_DATA04 / IPU2_CSI1_DATA04 / GPIO3_I005 / SRC_BOOT_CFG05	ECSPI1_SCLK / ENET_RX_DATA3 / AUD5_TXC / KEY_COL0 / UART4_TX_DATA / <GPIO4_I006> / DCIC1_OUT	W5
L23	<EIM_AD06> / IPU1_DISP1_DATA03 / IPU2_CSI1_DATA03 / GPIO3_I006 / SRC_BOOT_CFG06	ECSPI1_SS0 / ENET_COL / AUD5_RXD / KEY_ROW1 / UART5_RX_DATA / <GPIO4_I009> / SD2_VSELECT	U6
K25	<EIM_AD07> / IPU1_DISP1_DATA02 / IPU2_CSI1_DATA02 / GPIO3_I007 / SRC_BOOT_CFG07	IPU1_DISP0_DATA07 / IPU2_DISP0_DATA07 / ECSP13_RDY / <GPIO4_I028>	R24
M24	<EIM_AD08> / IPU1_DISP1_DATA01 / IPU2_CSI1_DATA01 / GPIO3_I008 / SRC_BOOT_CFG08	IPU1_DISP0_DATA09 / IPU2_DISP0_DATA09 / PWM2_OUT / WDOG2_B / <GPIO4_I030>	T25
M23	<EIM_AD09> / IPU1_DISP1_DATA00 / IPU2_CSI1_DATA00 / GPIO3_I009 / SRC_BOOT_CFG09	IPU1_DISP0_DATA10 / IPU2_DISP0_DATA10 / <GPIO4_I031>	R21
M22	<EIM_AD10> / IPU1_D11_PIN15 / IPU2_CSI1_DATA_EN / GPIO3_I010 / SRC_BOOT_CFG10	IPU1_DISP0_DATA11 / IPU2_DISP0_DATA11 / <GPIO5_I005>	L23
M21	<EIM_AD11> / IPU1_D11_PIN02 / IPU2_CSI1_HSYNC / GPIO3_I011 / SRC_BOOT_CFG11	IPU1_DISP0_DATA12 / IPU2_DISP0_DATA12 / <GPIO5_I006>	L24
M20	<EIM_AD12> / IPU1_D11_PIN03 / IPU2_CSI1_VSYNC / GPIO3_I012 / SRC_BOOT_CFG12	IPU1_DISP0_DATA13 / IPU2_DISP0_DATA13 / AUD5_RXFS / <GPIO5_I007>	R20
M19	<EIM_AD13> / IPU1_D11_D0_CS / GPIO3_I013 / SRC_BOOT_CFG13	IPU1_DISP0_DATA14 / IPU2_DISP0_DATA14 / AUD5_RXC / <GPIO5_I008>	L25
N24	<EIM_AD14> / IPU1_D11_D1_CS / GPIO3_I014 / SRC_BOOT_CFG14	IPU1_DISP0_DATA15 / IPU2_DISP0_DATA15 / ECSP11_SS1 / ECSP12_SS1 / <GPIO5_I009>	L22
N23	<EIM_AD15> / IPU1_D11_PIN01 / IPU1_D11_PIN04 / GPIO3_I015 / SRC_BOOT_CFG15	IPU1_DISP0_DATA20 / IPU2_DISP0_DATA20 / ECSP11_SCLK / AUD4_TXC / <GPIO5_I014>	U22
J22	<EIM_ADDR18> / IPU1_DISP1_DATA13 / IPU2_CSI1_DATA13 / GPIO2_I020 / SRC_BOOT_CFG18	IPU1_DISP0_DATA21 / IPU2_DISP0_DATA21 / ECSP11_MOSI / AUD4_TXD / <GPIO5_I015>	L20
G25	<EIM_ADDR19> / IPU1_DISP1_DATA14 / IPU2_CSI1_DATA14 / GPIO2_I019 / SRC_BOOT_CFG19	IPU1_DISP0_DATA22 / IPU2_DISP0_DATA22 / ECSP11_MISO / AUD4_TXFS / <GPIO5_I016>	V24
H22	<EIM_ADDR20> / IPU1_DISP1_DATA15 / IPU2_CSI1_DATA15 / GPIO2_I018 / SRC_BOOT_CFG20	IPU1_DISP0_DATA23 / IPU2_DISP0_DATA23 / ECSP11_SS0 / AUD4_RXD / <GPIO5_I017>	W24
H21	<EIM_ADDR21> / IPU1_DISP1_DATA16 / IPU2_CSI1_DATA16 / GPIO2_I017 / SRC_BOOT_CFG21	NAND_CE0_B / <GPIO6_I011>	F15
F24	<EIM_ADDR22> / IPU1_DISP1_DATA17 / IPU2_CSI1_DATA17 / GPIO2_I016 / SRC_BOOT_CFG22	NAND_CE1_B / SD4_VSELECT / SD3_VSELECT / <GPIO6_I014>	C16
F23	<EIM_ADDR23> / IPU1_DISP1_DATA18 / IPU2_CSI1_DATA18 / IPU2_SISG3 / IPU1_SISG3 / GPIO6_I006 / SRC_BOOT_CFG23	NAND_ALE / SD4_RESET / <GPIO6_I008>	A16
F22	<EIM_ADDR24> / IPU1_DISP1_DATA19 / IPU2_CSI1_DATA19 / IPU2_SISG2 / IPU1_SISG2 / GPIO5_I004 / SRC_BOOT_CFG24	NAND_CLE / IPU2_SISG4 / <GPIO6_I007>	C15
C25	EIM_DATA16 / ECSP11_SCLK / IPU1_D10_PIN05 / IPU2_CSI1_DATA18 / HDMI_TX_DDC_SDA / <GPIO3_I016> / I2C2_SDA	NAND_READY / IPU2_D10_PIN01 / <GPIO6_I010>	B16
E24	EIM_DATA26 / IPU1_D11_PIN11 / IPU1_CSI0_DATA01 / IPU2_CSI1_DATA14 / UART2_TX_DATA / <GPIO3_I026> / IPU1_SISG2 / IPU1_DISP1_DATA22	MLB_SIG_N	A9
E23	EIM_DATA27 / IPU1_D11_PIN13 / IPU1_CSI0_DATA00 / IPU2_CSI1_DATA13 / UART2_RX_DATA / <GPIO3_I027> / IPU1_SISG3 / IPU1_DISP1_DATA23	MLB_SIG_P	B9
G23	EIM_DATA28 / I2C1_SDA / ECSP14_MOSI / IPU2_CSI1_DATA12 / UART2_CTS_B / <GPIO3_I028> / IPU1_EXT_TRIG / IPU1_D10_PIN13	MLB_DATA_N	B10
J19	EIM_DATA29 / IPU1_D11_PIN15 / ECSP14_SS0 / UART2_RTS_B / <GPIO3_I029> / IPU2_CSI1_VSYNC / IPU1_D10_PIN14	MLB_DATA_P	A10
N22	<EIM_BCLK> / IPU1_D11_PIN16 / GPIO6_I031	MLB_CLK_N	A11
K23	<EIM_LBA> / IPU1_D11_PIN17 / ECSP12_SS1 / GPIO2_I027 / SRC_BOOT_CFG26	MLB_CLK_P	B11
J24	<EIM_OE> / IPU1_D11_PIN07 / ECSP12_MISO / GPIO2_I025	CSI_DATA0_N	E4
K20	<EIM_RW> / IPU1_D11_PIN08 / ECSP12_SS0 / GPIO2_I026 / SRC_BOOT_CFG29	CSI_DATA0_P	E3
M25	<EIM_WAIT> / EIM_DTACK_B / GPIO5_I000 / SRC_BOOT_CFG25	CSI_DATA1_N	D1
K21	<EIM_EB0> / IPU1_DISP1_DATA11 / IPU2_CSI1_DATA11 / CCM_PMIC_READY / GPIO2_I028 / SRC_BOOT_CFG27	CSI_DATA1_P	D2
K22	<EIM_EB1> / IPU1_DISP1_DATA10 / IPU2_CSI1_DATA10 / GPIO2_I029 / SRC_BOOT_CFG28	CSI_DATA2_N	E1
E22	EIM_EB2 / ECSP11_SS0 / IPU2_CSI1_DATA19 / HDMI_TX_DDC_SCL / <GPIO2_I030> / I2C2_SCL / SRC_BOOT_CFG30	CSI_DATA2_P	E2
H24	<EIM_CS0> / IPU1_D11_PIN05 / ECSP12_SCLK / GPIO2_I023	CSI_DATA3_N	F2
J23	<EIM_CS1> / IPU1_D11_PIN06 / ECSP12_MOSI / GPIO2_I024	CSI_DATA3_P	F1
W20	MLB_CLK / ENET_TX_DATA1 / ESAL_TX2_RX3 / ENET_1588_EVENT0_IN / <GPIO1_I029>	CSI_CLK0_N	F4
R1	ESAL_TX0 / ENET_1588_EVENT3_IN / CCM_PMIC_READY / SDMA_EXT_EVENT0 / SPDIF_OUT / <GPIO7_I012>	CSI_CLK0_P	F3
R2	ESAL_TX1 / ENET_RX_CLK / SD3_VSELECT / SDMA_EXT_EVENT1 / ASRC_EXT_CLK / <GPIO7_I013> / SNVS_VIO_5_CTL	CSI_REXT	D4
R3	ESAL_TX2_RX3 / KEY_ROW7 / CCM_CLK01 / <GPIO1_I005> / I2C3_SCL / ARM_EVENT1	DSI_DATA0_N	G2
R4	ESAL_TX3_RX2 / ENET_1588_EVENT2_IN / ENET_REF_CLK / SD1_LCTL / SPDIF_IN / <GPIO7_I011> / I2C3_SDA / JTAG_DE_B	DSI_DATA0_P	G1
R5	ESAL_TX4_RX1 / ECSP15_RDY / EPIT1_OUT / FLEXCAN1_TX / UART2_TX_DATA / <GPIO1_I007> / SPDIF_LOCK / USB_OTG_HOST_MODE	DSI_DATA1_N	H2
R6	ESAL_TX5_RX0 / XTALOSC_REF_CLK_32K / EPIT2_OUT / FLEXCAN1_RX / UART2_RX_DATA / <GPIO1_I008> / SPDIF_SR_CLK / USB_OTG_PWR_CTL_WAKE	DSI_DATA1_P	H1
R7	ESAL_TX_HF_CLK / KEY_COL7 / <GPIO1_I004> / SD2_CD_B	DSI_CLK0_N	H3
T2	ESAL_RX_FS / WDOG1_B / KEY_COL6 / CCM_REF_EN_B / PWM1_OUT / <GPIO1_I009> / SD1_WP	DSI_CLK0_P	H4
R7	ESAL_RX_HF_CLK / I2C3_SCL / XTALOSC_REF_CLK_24M / CCM_CLK02 / <GPIO1_I003> / USB_H1_OC / MLB_CLK	DSI_REXT	G4
W23	USB_OTG_ID / ENET_RX_ER / ESAL_RX_HF_CLK / SPDIF_IN / ENET_1588_EVENT2_OUT / <GPIO1_I024>		
W22	KEY_COL5 / ENET_1588_EVENT0_OUT / SPDIF_OUT / CCM_CLK01 / ECSP11_RDY / <GPIO4_I005> / ENET_TX_ER		
W21	ECSP11_SS1 / ENET_RX_DATA2 / FLEXCAN1_TX / KEY_COL2 / ENET_MDC / <GPIO4_I010> / USB_H1_PWR_CTL_WAKE		
U20	ENET_TX_DATA0 / ESAL_TX4_RX1 / <GPIO1_I030>		
U19	ENET_RX_DATA0 / ESAL_TX_HF_CLK / SPDIF_OUT / <GPIO1_I027>		
V16	FLEXCAN2_TX / IPU1_SISG4 / USB_OTG_OC / KEY_COL4 / UART5_RTS_B / <GPIO4_I014>		
V15	FLEXCAN2_RX / IPU1_SISG5 / USB_OTG_PWR / KEY_ROW4 / UART5_CTS_B / <GPIO4_I015>		

MCIMX6QSEYM10AC

(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	iMX6 Rex Module	Variant:	Prototype
Page Contents:	[12] - CPU - UNUSED.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	27.9.2013	Sheet	12 of 20

ETHERNET PHY



DESIGN NOTE:
DVDDH connected to 2V5 for RGMII 2V5 operation



DESIGN NOTE:
Supply voltages range for KSZ9021RN chip:
DVDDL, AVDDL, AVDDL_PLL: min 1.14V max 1.26V
AVDDH: min 3.135V max 3.465V
DVDDH (2V5 operation): min 2.375V max 2.625V

DESIGN NOTE:
All RGMII signal from cpu are 2V5 level, therefore used pull up to 2V5.


DESIGN NOTE:
Measure signals RGMII_MDC, RGMII_MDIO, RGMII_INT (if they are 2V5).

DESIGN NOTE:
Default Ethernet strapping options:
PHYAD2-0: PHY address 0x1
MODE3-0: RGMII mode (10/100/1000 half/full duplex)
CLK125_EN: ref. clock enable
LED_MODE: tri-color dual mode

LAYOUT NOTE:
Be sure you place R99 directly on the net to minimize stubs.




DESIGN NOTE:
Bead for opportunity to connect together +1V2_ETH and +1V375. Beware: Fit bead FB8 only when supply +1V375 is set to +1V24 and chip MIC33050-4YHL TR is not fitted.




SPI FLASH, LED


SPI NOR FLASH




POWER LED




USER DEFINED LED



POWER +3.3V, +1.375V, +3.0_ALWAYS CON




POWER +2.5V, +1.5V CON




MECHANICAL


TESTPOINT




MOUNTING HOLES



FIDUCIALS



PCB



FIRMWARE



LICENCE

ORIGINAL AUTHOR: FEDEVEL 2013
WEBSITE: <http://www.iMX6Rex.com>

This is a human-readable summary of the Legal Code (read full licence at: http://creativecommons.org/licenses/by-nc-nd/3.0/deed.en_GB).

You are free:

to copy, distribute, display, and perform the work

Under the following conditions:

Attribution You must give the original author credit.
Non-Commercial You may not use this work for commercial purposes.
No Derivative Works You may not alter, transform, or build upon this work.

With the understanding that:

Waiver Any of the above conditions can be waived if you get permission from the copyright holder.

Public Domain Where the work or any of its elements is in the public domain under applicable law, that status is in no way affected by the licence.


Other Rights In no way are any of the following rights affected by the licence:
- Your fair dealing or fair use rights, or other applicable copyright exceptions and limitations;
- The author's moral rights;
- Rights other persons may have either in the work itself or in how the work is used, such as publicity or privacy rights.

Notice For any reuse or distribution, you must make clear to others the licence terms of this work.

CPU - POWER SEQUENCING

OTHER POWERS	LEVEL	FROM	USED BY
+USB_VBUS	5V	connector	cpu
+DDR_VREF	0V75	+1V5_DDR	ref. for DDR memories, gen. with volt. divider
+1V2_VDD_ARM_CAP	1V2	iMX	cpu, core caps
+1V1_VDDSOC_CAP	1V1	iMX	core caps, cpu-sata, cpu-pcie, cpu-hdmi

CONTROLLED BY	NAME	LEVEL	USED BY
<i>POK_3V3</i>	+1V2_ETH	1V2	ethernet phy
<i>POK_2V5</i>	+3V3	3V3	cpu, pull up
<i>POK_1V5</i>	+2V5	2V5	cpu, ethernet phy
<i>POK_1V375</i>	+1V5_DDR	1V5	cpu, memory
<i>EN_1V375</i>	+1V375	1V375	cpu, cpu core voltages
<i>+VIN</i>	+3V0_ALWAYS	3V0	cpu, supervisor, pull up
	+VIN	4.75V-25V	switching power supplies



DOC: REVISION HISTORY

- 01-AUG-2013* **Some HDMI and Ethernet signals swapped on J1**
- 19-AUG-2013* **Signals for SPI FLASH has been moved to CSPI3**
Added additional capacitors to +2V5 and +1V1_VDDSOC_CAP
- 21-AUG-2013* **Added resistor from CPU_XTALO to GND**
I2C3_SDA and I2C3_SCL has been moved to another CPU pins
- 22-AUG-2013* **Always powered voltage change level to 3V0 - supply voltage +3V0_ALWAYS**
Added bead to connect together +1V2_ETH and +1V375 (Only for testing purpose).
- 23-AUG-2013* **Added resistor to connect SLEEP pin of TPS62175DQCT to +3V0_ALWAYS.**
- 27-AUG-2013* **On connector J1 added BOOT_MODE signal to select boot source.**


CLOCKS (CPU & PCIe)

(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	iMX6 Rex Module	Variant:	Prototype
Page Contents:	[19] - DOC REVISION HISTORY.SchDoc	Checked by	
Size:	DWG NO	Revision:	VIII
Date:	27. 9. 2013	Sheet	19 of 20


[01] - COVER PAGE.SchDoc
[01] - COVER PAGE.SchDoc




[02] - BLOCK DIAGRAM.SchDoc
[02] - BLOCK DIAGRAM.SchDoc




[03] - CONNECTORS.SchDoc
[03] - CONNECTORS.SchDoc




[04] - CPU - DDR3, DDR3 MEM.SchDoc
[04] - CPU - DDR3, DDR3 MEM.SchDoc




[05] - CPU - PCIE, SATA.SchDoc
[05] - CPU - PCIE, SATA.SchDoc




[06] - CPU - HDMI, LVDS.SchDoc
[06] - CPU - HDMI, LVDS.SchDoc




[07] - CPU - USB, ETHERNET.SchDoc
[07] - CPU - USB, ETHERNET.SchDoc




[08] - CPU - SPI, I2C, SD, MMC.SchDoc
[08] - CPU - SPI, I2C, SD, MMC.SchDoc




[09] - CPU - UART, AUDIO.SchDoc
[09] - CPU - UART, AUDIO.SchDoc




[10] - CPU - JTAG, CONTROL.SchDoc
[10] - CPU - JTAG, CONTROL.SchDoc




[11] - CPU - POWER.SchDoc
[11] - CPU - POWER.SchDoc




[12] - CPU - UNUSED.SchDoc
[12] - CPU - UNUSED.SchDoc




[13] - ETHERNET PHY.SchDoc
[13] - ETHERNET PHY.SchDoc



[14] - SPI FLASH, LEDS.SchDoc
[14] - SPI FLASH, LEDS.SchDoc



[15] - PWR 3V3, 1V375.SchDoc
[15] - PWR 3V3, 1V375.SchDoc




[16] - PWR 2V5, 1V5.SchDoc
[16] - PWR 2V5, 1V5.SchDoc




[17] - MECH.SchDoc
[17] - MECH.SchDoc



[18] - POWER SEQUENCING.SchDoc
[18] - POWER SEQUENCING.SchDoc



[19] - DOC REVISION HISTORY.SchDoc
[19] - DOC REVISION HISTORY.SchDoc



TEMPLATE NOTES

Set Project Parameters

- 1) Go to Project -> Project Options -> Parameters
- 2) Set Company, Project and VersionRevision

Mark Not Fitted Components as

NF

Net Class Example



Differential signal example

TITLE Examples (You can change the color to reflect your company color)

PAGE TITLE

Peripheral / Group of component title

Smaller Title

Schematic Status Explanation

DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There should not be any mistakes. Tell the engineer if you find one.

RELEASED - A board with this schematic has been sent to production.




Hardware design courses
<http://www.fedevel.com/academy/>

(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	iMX6 Rex Module	Variant:	Prototype
Page Contents:	iMX6 Rex_V111 Project.SchDoc		Checked by
Size:	DWG NO	Revision:	V111
Date:	27. 9. 2013	Sheet	20 of 20

Assembly TOP of iMX6 Rex Module V111

Prototype



Assembly BOTTOM of iMX6 Rex Module V111

Prototype

